Junior SoC Verification Engineer — Pre-Silicon & Emulation
Intel
Listing collected from Intel's career site. NextChapter is independent of Intel.
Folsom, CA · Posted November 7, 2026
Just laid off? Start here: a plan for the first weeks
More in California job market · Technology & Software · Engineering jobs
More roles at Intel
- Senior Software Development Engineer (Contract Position) · Phoenix, AZ
- Senior Manager, Technology and Software Procurement · Santa Clara, CA
- Technical Lab Operations Manager · Hillsboro, OR
- Senior Manager, Data Center Portfolio & Demand Management · Santa Clara, CA
- Senior Design Verification Engineer · Austin, TX
- Manufacturing Operations Manager available for Day and Night Shift - Advanced Packaging · Phoenix, AZ
Similar jobs
- Associate Test Engineer · Moog · Santa Barbara, CA
- Engineer I, Manufacturing Engineer · Entegris · San Luis Obispo, CA
- Cryogenic Mechanical Engineer · PsiQuantum · Milpitas, CA
- Calibration and Equipment Systems Engineer I · Penumbra · Alameda, CA
- Regulatory Affairs Engineer · SpaceX · Hawthorne, CA
- New Graduate Engineer, Aerospace Software (Starfall) · SpaceX · Hawthorne, CA
Engineering jobs in the rankings
Rankings about engineering jobs
- Best cities for software and engineering jobs #1 San Francisco (3,412 openings)
- Best cities for engineering pay after cost of living #1 San Mateo ($216k)
- Most requested AI skills in engineering jobs #1 AI tools in daily work (6.1%)
- AI tools named most often in engineering jobs #1 Claude (1.7%)
- Employers with the most engineering jobs #1 Amazon (2,992 roles)
Intel has filed 9 layoff notices in the last twelve months, covering 222 workers, most recently October 2026. These are public filings with state labor departments, and an open role can sit alongside them. See the filings
About the job
Intel Corporation is seeking an entry-level SoC Design Verification Engineer to join the Data Center Group in the US. You will verify intricate Xeon server SoCs, develop scalable verification plans, and collaborate with RTL, post-silicon, and design teams to ensure robust...