Member of Technical Staff, TPU Kernel Engineering
Inferact
San Francisco, CA · $200k–$400k a year · Posted June 17, 2026
Just laid off? Start here: a plan for the first weeks
See every open role at Inferact
More in California job market · Member of Technical Staff jobs in San Francisco, CA (193) · All Member of Technical Staff jobs (386) · Technology & Software · Engineering jobs
More roles at Inferact
- Member of Technical Staff, Vulnerability Management · San Francisco, CA
- Member of Technical Staff, Cloud Orchestration · San Francisco, CA
- Graphic Designer · San Francisco, CA
- GTM Engineer · San Francisco, CA
- Strategic Finance Lead · San Francisco, CA
- Member of Technical Staff, AMD GPU Kernel Engineering · San Francisco, CA
Similar jobs
- Software Engineer (Ray Data) · AnyScale · San Francisco, CA
- Staff Software Engineer, Ray Data · AnyScale · San Francisco, CA
- Forward Deployed Engineer · Resolve AI · San Francisco, CA
- Staff Software Engineer · Condor Software · San Francisco, CA
- Director - Systems Engineering & Integration · Parsons · CA
- Software Engineer, Agentic Products · Flux · San Francisco, CA
Where San Francisco, CA ranks
Where San Francisco, CA placed in our monthly rankings, month by month. Each month stays online at its own address.
November 2026
- #1Best cities for security jobs316 openings · of 20
- #1Best cities for technology jobs7,178 openings · of 100
- #1Best cities for financial services pay after cost of living$173k · of 33
- #1Best cities for entry-level jobs that want AI skills35% · of 100
- #1Best cities for entry-level jobs that want AI skills in the West Coast35% · of 54
- #1Cities with the most jobs that do not need a four-year degree in the West Coast902 jobs · of 47
Rankings about engineering jobs
- Best cities for software and engineering jobs #1 San Francisco (3,412 openings)
- Best cities for engineering pay after cost of living #1 San Mateo ($216k)
- Most requested AI skills in engineering jobs #1 AI tools in daily work (6.1%)
- AI tools named most often in engineering jobs #1 Claude (1.7%)
- Employers with the most engineering jobs #1 Amazon (2,992 roles)
Pay compared with the market
This listing pays about $300,000 a year. Across 130 open member of technical staff listings that state pay, the middle half runs $208,000 to $270,000 and the median is $240,000. That is 25% above the median, above the middle half of those listings.
Listed pay is what employers advertise, not what people are paid.
Member of Technical Staff salaries by state · Check your own pay
How AI is used in this kind of work
Among software developers, AI is already used for some of the tasks. Measured exposure for software developers: 29% (some).
Share of this job’s tasks that AI is already used for at work, from real usage. It is not a forecast of job loss, and a low number means no use seen yet. Source: Anthropic Economic Index.
Skills this job asks for
Say which you have and which you want to build. We use it to match you to jobs like this one.
About the job
Inferact's mission is to grow vLLM as the world's AI inference engine and accelerate AI progress by making inference cheaper and faster. Founded by the creators and core maintainers of vLLM, we sit at the intersection of models and hardware, a position that took years to build.
About the Role
We're looking for a TPU kernel engineer to make vLLM a first-class inference engine on Google TPUs. A large part of this role is designing, writing, and optimizing kernels for TPU in Pallas and JAX, for the operations that dominate LLM inference: attention, GEMM, sampling, KV cache, and fused operations.
You'll work at the boundary of kernels, compilers, inference systems, and hardware architecture. You'll profile production-relevant models on TPU, find the bottleneck, and write the kernel or compiler change that removes it, with clear correctness, latency, and throughput benchmarks. Your work will help make TPU support in vLLM usable, fast, benchmarked, and maintainable.
Inferact has three kernel roles. If your kernel work is mostly on Google TPUs (Pallas, JAX), apply to TPU Kernel Engineering. If it is mostly on AMD GPUs (HIP, CK, AITER), apply to AMD GPU Kernel Engineering. For NVIDIA GPUs and cross-platform kernel work, apply to Kernel Engineering. Apply to one; we route you to the best fit.
Skills and Qualifications
Minimum qualifications:
- Bachelor's degree or equivalent experience in computer science, engineering, systems, machine learning, or similar.
- Hands-on experience designing and implementing kernels for TPUs or other ML accelerators, in Pallas, Triton, CUDA, or a similar kernel language.
- Hands-on experience building or optimizing TPU workloads using JAX, XLA, Pallas, or related compiler and runtime tooling.
- Deep understanding of TPU execution, memory behavior, compilation, and performance constraints for ML workloads.
- Experience optimizing ML kernels such as attention, GEMM, sampling, KV cache, or fused kernels.
- Strong performance profiling and benchmarking skills, with the ability to use measurements, compiler artifacts, correctness tests, and reproducible benchmarks to guide optimization work.
Preferred qualifications:
- Experience with vLLM, SGLang, TensorRT-LLM, XLA-based serving, or other LLM inference systems.
- Familiarity with batching, KV cache, decoding, serving tradeoffs, and backend performance constraints in production inference systems.
- Experience with compiler technologies such as XLA, MLIR, LLVM, Pallas, or other kernel DSLs, including lowering, fusion, and backend code generation.
- Knowledge of quantization methods such as INT8, FP8, mixed precision, or TPU-specific numeric formats, including accuracy and performance tradeoffs.
- Experience building quantitative models of system performance, such as roofline analysis, simulation, or hardware microbenchmarking, and using them to guide kernel work.
Bonus points if you have:
- Contributed to vLLM, JAX/XLA, Pallas, PyTorch/XLA, compiler projects, or other open-source ML infrastructure.
- Built TPU benchmarking infrastructure or automated performance regression detection for accelerator workloads.
- Worked directly with Google TPU ecosystem stakeholders, accelerator platform teams, or early-access programs to ship backend, compiler, or inference performance improvements.
Representative projects
- Write a Pallas attention or MoE kernel that beats the current XLA lowering for a production model.
- Implement low-latency, high-throughput sampling for large language models on TPU.
- Adapt existing models for low-precision inference on TPU.
- Debug kernel performance at the compiler-artifact or assembly level.
Logistics
- Location: This role is based in San Francisco, California. Will consider remote in the US for exceptional candidates.
- Compensation: Depending on background, skills, and experience, the expected annual salary range for this position is $200,000 - $400,000 USD + equity.
- Visa sponsorship: We sponsor visas on a case-by-case basis.
- Benefits: Inferact offers generous health, dental, and vision benefits as well as 401(k) company match.
Inferact, Inc. is an E-Verify company, and you may review the Notice of E-Verify Participation https://drive.google.com/file/d/1TWSDK2aZycxydMvPle230QSwuQtuNIyM/view?usp=sharing and the Right to Work posters in English and Spanish https://drive.google.com/file/d/1WxUM6hcXhb3CuJ_nWgnMmHF99XsuT9sI/view?usp=sharing.